Posts

Showing posts with the label flop

verilog code for D flip flop sync reset

verilog code for D flip flop sync reset Verilog code For D flip-flop sync reset module dff_sync_reset ( data , // Data Input clk , // Clock Input reset , // Reset input q // Q output ); //-----------Input Ports--------------- input data, clk, reset ; //-----------Output Ports--------------- output q; //------------Internal Variables-------- reg q; //-------------Code Starts Here--------- always @ ( posedge clk) if (~reset) begin q <= 1b0; end else begin q <= data; end endmodule //End Of Module dff_sync_reset download  file  now
Read more

verilog code for D flip flop async reset

verilog code for D flip flop async reset Verilog code for D flip-flop async reset module dff_async_reset ( data , // Data Input clk , // Clock Input reset , // Reset input q // Q output ); //-----------Input Ports--------------- input data, clk, reset ; //-----------Output Ports--------------- output q; //------------Internal Variables-------- reg q; //-------------Code Starts Here--------- always @ ( posedge clk or negedge reset) if (~reset) begin q <= 1b0; end else begin q <= data; end endmodule //End Of Module dff_async_reset VERILOG CODE FOR D flip-flop sync reset download  file  now
Read more